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ABSTRACT 
 
We report a study of strained Si metal-oxide-semiconductor field-effect transistors 
(MOSFET’s) fabricated using a high thermal budget.  The impact of Si channel strain 
on MOSFET performance, leakage current and yield are investigated for Si1-xGex 
virtual substrates having Ge compositions varying from 0 to 30%. Increasing the Ge 
fraction in the SiGe virtual substrate increases the amount of tensile strain in the Si 
layer and consequently increases the electron mobility. High levels of strain, however, 
reduce the critical thickness of strained Si, above which Si becomes metastable and 
susceptible to relaxation during high temperature device fabrication. Increasing the 
Ge composition in the virtual substrate up to 30% is shown to result in significant 
enhancements in MOSFET drain current and transconductance due to increased strain 
in the device channels. However, cross-wafer electrical yield data as a function of Ge 
composition is reported and shows that increasing Ge compositions above 15% 
simultaneously reduces device yield.  Off-state leakage current and gate oxide 
interface trap density are also shown to increase significantly when the Ge content in 
the virtual substrate is raised above 25%.  Trade-offs between device performance and 
wafer yield are thus presented.  The results identify the appropriate parameter window 
for virtual substrate Ge composition if acceptable MOSFET on-state performance, 
off-state performance, device yield and reliability are to be achieved using a high 
thermal budget process. Detailed physical and electrical analyses have been carried 
out in order to understand the causes of the degraded performance for high Ge content 
virtual substrates. The reduction in yield with increasing Ge composition is shown to 
be related to a combination of strain relaxation and as-grown material quality.  The 
strain state has been studied using Raman spectroscopy, Schimmel etching and 
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transmission electron microscopy, in conjunction with electrical measurements. The 
ability of techniques commonly used to assess strain relaxation is critically examined.  
The degraded electrical performance for strained Si/Si0.70Ge0.30 devices is shown to 
correlate well with the presence of surface threading dislocations resulting from strain 
relaxation. The relative effects of as-grown material quality and strain relaxation on 
device performance has also been investigated. The impact of device operating 
conditions on performance enhancements has further been analysed and implications 
for the design of both n- and p-channel strained Si/SiGe MOSFET’s are discussed. 
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I. INTRODUCTION 
 
The 4.2% lattice mismatch between Si and Ge can be used to improve MOS 
performance without the need for such aggressive scaling requirements [1]. When Si 
is epitaxially grown on relaxed SiGe, often referred to as a virtual substrate, the Si can 
acquire the larger atomic spacing of the underlying SiGe and become strained. 
Electrons have a higher mobility in tensile strained Si compared with unstrained Si 
due to the strain lifting conduction band degeneracy, causing reduced inter-valley 
scattering and band states with a lower effective mass in the growth plane to be 
preferentially filled. Thus, using a tensile strained Si layer for the channel of MOS 
devices leads to performance enhancements.  
Theoretical predictions suggest that above approximately 1% strain, all the 
low energy conduction band states are filled [2]. To a certain extent, these predictions 
have been confirmed experimentally and electron mobility has been shown to saturate 
in virtual substrates with Ge compositions of 20-25% [2, 3]. Hole mobility is also 
predicted [4] and demonstrated [5] to increase in strained Si compared with bulk Si. 
However, higher virtual substrate Ge contents are required to obtain maximum gains 
in hole mobility compared with electron mobility [4, 6]. Thus in order to benefit from 
the simplest strained Si/SiGe CMOS architecture consisting of a single strained Si 
layer on a relaxed SiGe virtual substrate, there is a strong motivation to increase the 
Ge mole fraction in the virtual substrate above that required for maximum electron 
mobility enhancements.    
Restrictions to the design of strained Si/SiGe MOSFET layer structures and 
alloy compositions predominantly arise from the critical thickness of a strained layer. 
If a strained layer is grown above the critical thickness, strain can relax with the 
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introduction of misfit dislocations at the heterointerface. Moreover, even metastable 
strained layers [7] can relax when the material is subjected to high temperatures, such 
as those used in conventional MOS processing. Higher Ge content virtual substrates 
increases strain within Si channel layers but simultaneously reduces the critical 
thickness, as shown in Fig. 1. Si consumption during surface cleans, Ge diffusion and 
gate oxidation must therefore be carefully considered.  If too many processing 
modifications are required to increase strain sufficiently for hole mobility 
enhancements in simple strained Si/relaxed SiGe CMOS architectures, alternative 
CMOS designs which use a compressively strained SiGe hole channel and which 
require lower values of strain may be preferred [8]. Nevertheless, the prospect of 
CMOS performance benefits from a single strained layer has led to several 
investigations of MOSFET devices in such structures [2, 3, 9, 10].  
The saturation of strained Si electron mobility observed in previous work has 
been demonstrated on MOSFET’s fabricated using reduced thermal budget processing 
[2, 3].  However, these allowances are generally unfeasible for state-of-the–art 
manufacturing. Understanding the performance of strained Si/SiGe n-channel 
MOSFET devices fabricated on high Ge content virtual substrates remains paramount 
if the potential of p-MOSFET devices is to be realised on virtual substrate material.  
We have recently reported an investigation into the electrical performance of surface 
channel n-MOSFET’s fabricated using a high thermal budget as a function of virtual 
substrate alloy composition [9]. The on-state performance was found to peak using 
25% Ge in the virtual substrate and unlike devices processed using low thermal 
budgets, electrical performance was shown to degrade for higher Ge content virtual 
substrates. This clearly has implications for strained Si p-MOS devices [4, 10].  
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The control of leakage currents is particularly important in many applications 
which may benefit from the introduction of strained Si/SiGe, for example RF devices. 
Off-state leakage currents have been shown to increase in devices which were 
fabricated using the high thermal budget and relatively high Ge content (Si0.70Ge0.30) 
virtual substrates [9]. Fiorenza et al have also recently investigated leakage currents in 
strained Si/Si0.80Ge0.20 n-MOSFET’s having a variety of channel thicknesses [11].  
The increase in off-state leakage observed in devices where the channel thickness 
exceeded the critical thickness was believed to originate from dopant diffusion along 
misfit dislocations stretching between the source and drain regions; strain relaxation is 
accommodated by misfit dislocation generation [12]. Consequently devices having 
channel lengths greater than the dopant diffusion length appeared to be unaffected by 
the channel thickness.  High performance devices, however, require both high values 
of strain and small channel lengths, thus the effects of misfit dislocations and strain 
relaxation become increasingly important. In the present work, strained Si n-channel 
MOSFET devices having Ge compositions in the SiGe virtual substrates ranging from 
0 to 30% are studied.  The impacts of strain on both device performance (arising from 
the variation in electron mobility) and the off-state leakage current (arising from the 
dependence of critical thickness and strain relaxation on virtual substrate 
composition) are investigated.  Detailed physical and electrical analyses into the 
causes of the degradation of the devices fabricated on high Ge content virtual 
substrates are described.  For the first time, cross-wafer electrical yield data as a 
function of Ge composition is presented, which demonstrates the trade-off between 
device performance and wafer yield resulting from the virtual substrate alloy 
composition.  Methods used to assess strain relaxation are compared and highlight the 
limitations of different analysis techniques. The relative impact on strained Si/SiGe 
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device performance of as-grown material quality and changes to the material 
properties incurred during the high thermal budget process are also investigated. 
Finally, the influence of Ge composition on gate oxide interface properties is 
assessed.  The paper is organized as follows. In section II the MOSFET design and 
fabrication process are described. Section III presents a detailed interpretation of the 
electrical and physical data from the devices. The conclusions of the work are 
summarized in section IV.    
 
 
II. EXPERIMENTAL DETAILS 
 
N-channel MOSFET’s and MOS capacitors were fabricated on relaxed p-type 
Si1-xGex virtual substrates with Ge compositions (x) in the range 0% to 30%.  The 
virtual substrates were grown by ULPCVD at 650 °C [13]. A grading rate of 10% 
Ge/µm was employed for the graded buffer layer on which the constant composition 
virtual substrates were grown. The virtual substrates were 1 µm and B-doped to 
5x1017 cm-3. An undoped Si1-xGex doping set-back layer and a strained Si surface 
channel were subsequently grown at 550 °C. The set-back layer thickness was 
adjusted for each virtual substrate in order to achieve the same channel doping in each 
wafer after processing while allowing well-controlled short channel effects, since B 
diffusivity is a function of SiGe alloy composition [9]. The similar threshold voltage 
(Vt) roll-off at short channel lengths for the strained Si/SiGe and bulk Si devices 
shown in Fig. 2 demonstrates that the channel doping was equivalent in each wafer. 
Thus, the impact of ionized impurity scattering in comparisons of mobility for devices 
fabricated on different virtual substrates can be neglected.  The as-grown strained Si 
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surface channel layers were 16 nm to allow for consumption during surface cleans 
and gate oxidation.  The impact of the strained Si layer exceeding the critical 
thickness for relaxed Si0.70Ge0.30 (Fig. 1) on device performance is discussed in 
Section III.   
Device fabrication followed our standard CMOS process flow and 
incorporated several high thermal budget stages. Gate oxide was thermally grown at 
800 °C for 1 hour. The wafers were subjected to a 30 minute nitrogen anneal at 800 
°C to reduce the interface state density [14]. Polysilicon was deposited, implanted 
with P and annealed in nitrogen for 30 minutes at 800 °C to minimize charging effects 
during subsequent e-beam lithography. Gates were defined with channel lengths (L) 
ranging from 0.2 µm to 10 µm. As and P were used for the source/drain dopant 
species and implant activation was carried out by rapid thermal annealing for 20 
seconds at 1050 °C.  Back-end processing was conventional and the devices were not 
silicided. The MOS capacitors were fabricated with 100 µm x 100 µm dimensions. 
MOSFET I-V measurements were carried out on fully processed devices using 
a HP4155A parameter analyzer and C-V characterization employed a HP4284 LCR 
meter. Strain analysis was carried out using a Raman Spectrograph HF 800 with a 
514.5 nm laser as an excitation source. An HF etch was used to remove the overlying 
device structures prior to Raman measurements of fully processed Si/SiGe material. 
The impact of HF on Raman spectra was found to be negligible [15]. A standard 
Schimmel etch consisting of CrO3/HF was used for etch pit density measurements. 
Raman spectroscopy and secondary ion mass spectroscopy (SIMS) were used to 
verify the compositions of the strained Si/Si1-xGex epilayers. Surface roughness 
measurements were performed using a Park Scientific Instruments M5 atomic force 
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microscope (AFM) on 20 µm x 20 µm scan areas. AFM measurements were carried 
out both before and after device processing. 
 
 
III. DEVICE AND MATERIAL ANALYSIS 
 
A SIMS profile showing the set-back layer for an as-grown 20% Ge virtual 
substrate is presented in Fig. 3. The set-back layer thickness is measured from the 
bottom interface of the strained Si surface channel to the 5x1017 cm-3 diffusion edge 
and is found to be 70 nm, in excellent agreement with the target value of 69 nm. The 
B doping level in the virtual substrates of the processed device wafers was also 
confirmed using a capacitance-voltage (C-V) method described previously [16].  
Raman spectroscopy was used to determine the virtual substrate Ge compositions on 
the device wafers. Fig. 4 shows the peak position of the Si-Si stretch in each of the 
SiGe virtual substrates as a function of the specified alloy composition.  The data 
provide an excellent fit to a straight line with the position for bulk Si in agreement 
with literature values [17], thereby verifying that the desired virtual substrate 
compositions had been achieved. The chemical compositions of the virtual substrates 
were additionally measured using SIMS and electron dispersive spectroscopy (EDS) 
on transmission electron microscopy (TEM) specimens from the device wafers and 
found to be in good agreement with the Raman data shown in Fig. 4.  The final 
channel thickness was measured as 5 nm using high-resolution TEM image and the 
gate oxide thickness was measured as 6 nm (Fig. 5).  These values were also 
confirmed electrically by C-V measurements on all of the device wafers.  
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Output characteristics of drain current (Id) vs. drain voltage (Vd) for 0.3 µm 
gate length devices measured for a gate overdrive voltage (Vg-Vt) = 2.0 V are 
presented in Fig. 6. The gate voltage is Vg and Vt is the threshold voltage. The data 
shown is from devices fabricated on Si1-xGex virtual substrates with Ge compositions 
of 15%, 20% and 25%.  Fig. 6 highlights that as the Ge content in the virtual substrate 
increases, the drain current Id increases. The saturation characteristics appear well-
controlled although there is a slight negative gradient in the curves at high Vd. The 
reduction in Id at high bias conditions is due to SiGe self heating; the thermal 
conductivity of SiGe is significantly lower than bulk Si [18], thus the channel 
temperature increases more than for bulk Si MOSFET’s operating at the same current 
[19].   
The improved performance of the strained Si/SiGe devices was assessed in 
terms of extrinsic device transconductance (gm). Fig. 7(a) shows that the enhanced 
performance for higher Ge content virtual substrates is maintained for all gate lengths 
measured between 0.2 µm to 10 µm.  The measurements were carried out at Vd = 1.0 
V. Enhancements in gm are shown to exceed 100% for large gate length devices 
fabricated on relatively high Ge content virtual substrates. However, Fig. 7(b) 
demonstrates that for all virtual substrate compositions, the strained Si/SiGe device 
enhancements compared with bulk Si devices are reduced at smaller geometries. The 
smaller gains in transconductance are likely to be due to the combination of several 
factors. Firstly, the impact of self-heating is more significant in short channel length 
devices [8]. Secondly, velocity saturation for electrons in strained Si could influence 
the enhancements achievable due to tensile strain at smaller geometries [20, 21]. 
Furthermore, the increased parasitic series resistance of the strained Si/SiGe devices 
compared with the bulk Si devices will have a greater effect in short channel devices, 
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in which the channel resistance is reduced relative to the source/drain resistances. The 
degradation in performance enhancement for short channel devices is presented as a 
function of Ge composition in Fig. 7(c). MOSFET’s fabricated on virtual substrates 
having higher Ge contents are shown to maintain their performance gains at short 
channel lengths to a greater extent than devices having lower values of channel strain. 
These results indicate that the degradation at short channel lengths is not dominated 
by either self-heating or velocity saturation since these would certainly cause a more 
severe degradation for higher Ge content material. Parasitic series resistance is 
therefore believed to be the major cause of the reduced performance gains in shorter 
channel devices. Series resistance is dominated by the contact resistance between the 
Al metallization and the Si/SiGe substrate for short channel devices [22]. Electrical 
measurements were carried out and confirmed that the difference in contact resistance 
between the strained Si/SiGe devices and the bulk Si control devices was considerably 
greater than the difference in contact resistance between the strained Si/SiGe devices 
fabricated on virtual substrates of differing alloy composition.  Incorporating a silicide 
process optimized for strained Si/SiGe material [23] could partially alleviate the 
reduction in performance gains at short channel lengths.  
We have previously reported that for devices fabricated using our material and 
technology there is a prominent peak in the measured mobility for the strained 
Si/Si0.75Ge0.25 devices [9]. The variation in mobility enhancement with virtual 
substrate alloy composition for vertical effective fields (Eeff) between 0.4 MVcm-1 and 
0.7 MVcm-1 is presented in Fig. 8. Mobility was measured at Vd = 0.1 V on 10 µm 
gate length devices.  In Fig. 9 effective mobility (µeff) data for the strained 
Si/Si0.75Ge0.25 device is presented as a function of vertical effective field. Si control 
 11
data is also included and is shown to be close to the universal mobility curve for Si 
[24]. 
The maximum mobility from the strained Si/Si0.75Ge0.25 material leads to the 
highest performing devices being fabricated on this wafer. Fig. 10 shows the 
enhancement in drain current (Id) as a function of virtual substrate composition for 
drain bias conditions ranging from 0.5 V to 4.0 V. The devices have gate lengths of 
0.3 µm and were measured at a gate overdrive voltage of 2.0 V. The devices are the 
same as those shown in Fig. 6.  The drain current enhancements are found to be 
highly dependent on bias conditions. At low Vd, the maximum enhancement of 70% 
occurs for the Si0.75Ge0.25 virtual substrate. The results are similar to those of mobility 
measurements shown in Fig. 8 and arise because at low Vd, Id is dominated by 
channel mobility. The Id enhancement decreases for the Si0.70Ge0.30 virtual substrate 
due to the reduction in mobility (Fig. 8).  The channel mobility has a reduced impact 
on drain current at higher Vd since Id becomes increasingly influenced by self-heating 
effects and carrier velocity saturation. Thus for all virtual substrate Ge compositions, 
reduced performance gains are observed at higher Vd. Furthermore, the relatively 
increased impact of self-heating and velocity saturation compared with carrier 
mobility at high Vd causes the different trend observed for the dependence of drain 
current enhancement on virtual substrate composition; at high Vd performance 
enhancements do not peak for the Si0.75Ge0.25 virtual substrate.  
Figs. 5, 6 and 9 demonstrate that it is possible to use the superior transport 
properties of electrons in strained Si to improve on-state n-channel MOSFET 
performance. However, the off-state performance must also be considered. Fig. 11 
shows the off-state leakage current as a function of SiGe virtual substrate 
composition. The leakage values were measured at Vd = 1.2 V. There is an increase in 
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Ioff of almost three orders of magnitude when the Ge content in the virtual substrate is 
increased from 25% to 30%. The leakage values presented are the lowest obtained 
from all 0.3 µm devices measured on each virtual substrate and therefore represent the 
SiGe virtual substrate performance capability. Furthermore, since both the maximum 
Ion enhancement and best Ioff values are degraded for strained Si/Si0.70Ge0.30 devices 
compared with strained Si/Si0.75Ge0.25 devices, these results demonstrate that in order 
to obtain maximum n-channel performance gains the virtual substrate Ge content 
should not exceed 25% when using a high thermal budget. These results have 
implications for strained Si/SiGe p-channel devices, which require large values of 
strain for maximum hole mobility enhancements. Dual channel structures may 
provide a more flexible method of increasing p-MOSFET device performance [8]. 
Strain relaxation can lead to misfit dislocations [12] and dislocations are 
known to cause leakage currents [11, 25, 26]. Since device fabrication used a high 
thermal budget and the same initial thickness of strained Si (16 nm) was grown for 
each virtual substrate, partial strain relaxation due to exceeding the critical thickness 
(Fig. 1) in the strained Si/Si0.70Ge0.30 devices may have contributed to the degraded 
off-state leakage current and reduced mobility enhancement observed for these 
devices. In order to investigate the strain in the Si channel region following device 
processing, Raman spectroscopy was carried out on de-processed devices exhibiting 
representative electrical performance.  In Fig. 12 the peak position of the Si-Si 
vibrational mode in the strained Si channel layer is plotted as a function of virtual 
substrate alloy composition.  Macro-strain relaxation would cause the Raman peak 
position due to the Si-Si mode in the Si channel to move towards the position for bulk 
Si (~ 520 cm-1). However, Fig. 12 suggests that following device processing all virtual 
substrates are providing the channel regions with the intended levels of strain.   
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Since the electrical data unambiguously shows a degradation in the best values 
of Ioff for the strained Si/Si0.70Ge0.30 devices, defect analyses which are also commonly 
used to assess strain were carried out.  Cross-sectional TEM images of the 10% and 
30% Ge virtual substrates underneath devices exhibiting representative electrical 
characteristics shown in Fig. 13 indicate that there is a substantial increase in the 
surface threading dislocation density of the Si0.70Ge0.30 wafer compared with the 
Si0.90Ge0.10 wafer. Schimmel etching was therefore carried out on samples from each 
of the virtual substrates. The samples were etched in HF for 10 minutes to remove the 
device structures from the substrates and subsequently subjected to a standard 
Schimmel etch [27].  The number of etch pits was measured on several 20 µm x 20 
µm areas on each sample and the average etch pit density for each sample is shown in 
Fig. 14.  The defect density increases for higher Ge compositions, in agreement with 
previously published data [28] and ranges from approximately 1x106 cm-2 to 2x106 
cm-2. Optical micrographs of the Si0.85Ge0.15 and Si0.70Ge0.30 samples following 
Schimmel etching are shown in Fig. 15 and highlight the increased defect density of 
the Si0.70Ge0.30 material compared with the Si0.85Ge0.15 material. Dislocations can 
impact carrier mobility [29, 30] and the dislocations observed are likely to contribute 
to the degraded mobility of the strained Si/Si0.70Ge0.30 devices (Fig. 8).  The relatively 
low defect density for the Si0.75Ge0.25 virtual substrate (Fig. 14) is likely to assist the 
excellent on-state performance of devices fabricated on this wafer (Figs. 6-10).  
Fig. 14 also suggests that the off-state leakage current is far more closely 
related to the defect density measured by Schimmel etching than it is to the peak 
position of the Si-Si vibrational mode in the strained Si channel measured by Raman 
spectroscopy (Fig. 12). The median off-state leakage current for all 0.3 µm gate 
length devices measured at Vd = 1.2 V is presented on Fig. 14 and the variation in Ioff 
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with Ge closely follows that of the etch pit density. Conversely, the peak position of 
the Si channel measured using Raman spectroscopy (Fig. 12) appears to show less 
sensitivity to the defective nature of the material. Therefore although basic Raman 
measurements are widely used to assess strain within Si/SiGe material [6, 31], the use 
of peak position in Raman spectroscopy may be less reliable than conventional 
Schimmel etching at providing an indication of the material quality and electrical 
device performance.   
The ‘best’ 0.3 µm gate length strained Si/Si0.75Ge0.25 device (in terms of 
leakage) exhibited Ioff equivalent to that obtained on virtual substrates having lower 
Ge contents (Fig. 11) whereas data from devices typical of the virtual substrate 
composition (represented on Fig. 14 by the median devices) suggests that Ioff notably 
degrades when the Ge content is increased from 15% to 20%.  The 0.3 µm gate length 
device yield was therefore investigated as a function of virtual substrate composition, 
as shown in Fig. 16.  A device fail is defined as Ioff exceeding 50 nAµm-1 at Vd = 0.1 
V. Fig. 16 shows that the yield of devices fabricated on the Si0.85Ge0.15 virtual 
substrate is equivalent to that of the Si control devices. However when the Ge content 
in the virtual substrate is increased beyond 15%, the yield reduces significantly. Thus, 
while best devices on the wafer are able to offer good electrical performance in both 
the on-state (Fig. 10) and off-state (Fig. 11) at high Ge concentrations, the proportion 
of material able to provide such high performance devices is severely compromised. 
Consequently, the desired virtual substrate alloy composition may be determined by 
whether maximum electrical performance or high yield is required.   
The lowest value of Ioff degrades significantly only for the Si0.70Ge0.30 virtual 
substrate but the Ioff yield is reduced for virtual substrate Ge contents greater than only 
15%.  For the intermediate virtual substrates the theoretical critical thickness has not 
 15
been exceeded (Fig. 1). Therefore, the increased defect levels and related electrical 
performance and yield may be associated with as-grown material properties. For 
example, the generation of misfit dislocations during growth of the graded SiGe 
buffer layer causes a cross-hatched surface morphology [32, 33]. Fig. 17 shows a 
typical AFM image of strained Si grown on relaxed Si0.80Ge0.20 and Fig. 18 shows the 
average surface roughness (ra) due to the cross-hatching measured using the AFM as a 
function of virtual substrate alloy composition. There is a linear increase in the 
surface roughness as the Ge mole fraction in the virtual substrate increases. 
Nevertheless, the surface roughness of 5.5 nm for the Si0.70Ge0.30 virtual substrate is 
considerably lower than the as-grown roughness of other unpolished Si0.70Ge0.30 
virtual substrates [34].  The increase in surface threading dislocations observed by 
Schimmel etching at intermediate Ge compositions may therefore be due to the 
dislocations which arise from relaxation of the graded layer during epitaxial growth 
rather than strain relaxation in the Si channel during processing.  However, the 
discrepancy between the functional forms of the wafer yield (Fig. 16) and the cross-
hatching roughness (Fig. 18) indicates that other mechanisms must also contribute to 
the decrease in wafer yield observed and for high Ge content virtual substrates; partial 
relaxation of the strained channel is likely to play a role. The data in Fig. 16 clearly 
demonstrates that by maintaining the virtual substrate composition below 20%, the 
yield of strained Si/SiGe devices can be maintained at levels comparable with bulk Si 
using a high thermal budget process.  
It has previously been reported that the mid-gap interface state density (Dit) 
significantly increases as the Ge content in the virtual substrate is raised above 25% 
using the same thermal budget as the devices fabricated in the present work [9]. The 
amount of Ge diffusing through the strained Si channel to the gate oxide interface can 
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in turn affect the gate oxide quality.  The high values of Dit observed on the best 
Si0.70Ge0.30 devices (Fig. 19) is therefore likely in part to arise from the impact of Ge 
diffusion increasing with Ge content in the virtual substrate.  However, higher values 
of surface roughness observed for higher Ge content virtual substrates (Fig. 18) can 
also contribute to the degraded gate oxide quality of strained Si/Si0.70Ge0.30 devices 
[35, 36].  Moreover, the similarity of the dependence on virtual substrate Ge 
composition of the lowest values of Ioff measured on each wafer (Fig. 11) and Dit of 
the best devices on each wafer (Fig. 19) suggests that threading dislocations may also 
be a key factor in determining the gate oxide quality.  Fig. 13 and Fig. 14 show that 
the surface threading dislocation density for the Si0.70Ge0.30 virtual substrate is 
significantly higher than for the Si0.90Ge0.10 virtual substrate, which exhibited a 
considerably lower interface trap density than devices fabricated on the Si0.70Ge0.30 
virtual substrate.  
 
 
IV. SUMMARY 
 
 Strained Si surface channel MOSFET’s and capacitors have been fabricated on 
relaxed Si1-xGex virtual substrates using a high thermal budget process. The Ge 
content in the SiGe virtual substrate has been varied from 10% to 30%.  The highest 
on-state performance has been demonstrated through device fabrication on a 
Si0.75Ge0.25 virtual substrate, with gains in gmmax exceeding 100%. However reducing 
the Ge content in the virtual substrate has benefits of improved Ioff, leading to higher 
device yield, and reduced surface roughness. Device yield is matched to bulk Si until 
the Ge mole fraction in the virtual substrate exceeds 15%.  Reduced performance 
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enhancements have been observed at smaller geometries and performance-limiting 
mechanisms have been discussed.  
Dislocations arising from partial strain relaxation in the strained Si/Si0.70Ge0.30 
material affected channel mobility but did not degrade device performance gains at 
high parallel fields.  The dislocations were found to have a more severe impact on off-
state leakage current than on channel mobility and a correlation has been identified 
between threading dislocation density measured using conventional Schimmel etching 
and leakage current.  Conversely, the peak position of Raman spectra commonly used 
to assess strain has been shown to be less sensitive at identifying strain relaxation.  
The work has further suggested that surface threading dislocations can impact gate 
oxide quality. 
 
 
V. ACKNOWLEDGEMENTS 
 
This work was carried out as part of the UK HMOS program funded by the 
Engineering and Physical Sciences Research Council. The authors are grateful to 
Imperial College, London for SiGe material growth and Southampton University 
Microelectronics Centre for device processing. The authors also wish to thank David 
Norris, Enrique Escobedo-Cousin and Howard Coulson for other contributions.  
 
 
 18
REFERENCES 
 
1 A. G. O'Neill and D. A. Antoniadis, IEEE Trans. Electron Devices 43, 911 (1996). 
2 J. Welser, J. L. Hoyt, S. Takagi, and J. F. Gibbons, IEDM Tech. Dig. 373 (1994). 
3 M. T. Currie, C. W. Leitz, T. A. Langdo, G. Taraschi, and E. A. Fitzgerald, J. Vac. 
Sci. Technol. B. 19, 2268 (2001). 
4 M. V. Fischetti and S. E. Laux, J. Appl. Phys. 80, 2234 (1996). 
5 D. K. Nayak, K. Goto, A. Yutani, J. Murota, and Y. Shiraki, IEEE Trans. Electron 
Devices, 43, 1709 (1996). 
6 K. Rim et al.,  Symp. on VLSI Technol. 98 (2002). 
7 J. C. Bean, L. C. Feldman, A. T. Fiory, S. Nakahara, and I. K. Robinson, J. Vac. Sci. 
Technol. A. 2, 436 (1984). 
8 S. H. Olsen, A. G. O’Neill, L. S. Driscoll, K. S. K. Kwa, S. Chattopadhyay, A. M. 
Waite, Y. T. Tang, A. G. R. Evans, D. J. Norris, A. G. Cullis, D. J. Paul, and D. J. 
Robbins, IEEE Trans. Electron Devices 50, 1961 (2003). 
9 S. H. Olsen, A. G. O’Neill, L. S. Driscoll, K. S. K. Kwa, S. Chattopadhyay, A. M. 
Waite, Y. T. Tang, A. G. R. Evans, and J. Zhang, IEEE Trans. Electron Devices 51, 
1156 (2004). 
10 K. Rim, S. Narasimha, M. Longstreet, A. Mocuta, and J. Cai, IEDM Tech. Dig. 43 
(2002). 
11 J. G. Fiorenza, G. Braithwaite, C. W. Leitz, M. T. Currie, J. Yap, F. Singaporewala, 
V. K. Yang, T. A. Langdo, J. A. Carlin, M. Somerville, A. Lochtefeld, H. Badawi, 
and M. T. Bulsara, Semicond. Sci. Technol. 19, L4 (2004). 
12 J. W. Matthews and A.E. Blakeslee, J. Cryst. Growth 27, 118 (1974). 
13 N. J. Woods, G. Breton, H. Graoui, and J. Zhang, J. Cryst. Growth 227, 735 (2001). 
 19
14 S. Wolf, Silicon Processing for the VLSI Era Volume 2: Process Integration 
(Lattice Press, Long Beach, California, 1990). 
15 P. Dobrosz, to be published. 
16 S. Chattopadhyay, K. S. K. Kwa, S. H. Olsen, L. S. Driscoll, and A.G. O’Neill, 
Semicond. Sci. Technol. 18, 738 (2003). 
17 I. De Wolf, Semicond. Sci. Technol. 11, 139 (1996). 
18 J. P. Dismukes, L. Ekstrom, E. F. Steigmeiter, I. Kudman, and D. S. Beers, J. Appl. 
Phys. 35, 2899 (1964). 
19 K. A. Jenkins and K. Rim, IEEE Electron Device Lett. 23, 360 (2002). 
20 K. Ismail, S. Rishton, J. O. Chu, K. Chan, and B. S. Meyerson, IEEE Electron 
Device Lett.  14, 348 (1993). 
21 S. Thomson et al., IEDM Tech. Dig. 61 (2002). 
22 K. K. Ng and W. T. Lynch, IEEE Trans. Electron Devices. 34, 503 (1987). 
23 T. H. Yang, G. L. Luo, E. Y. Chang, T. Y. Yang, H. C. Tseng, and C. Y. Chang, 
IEEE Electron Device Lett. 24, 544 (2003). 
24 S. Takagi, A. Toriumi, M. Iwase, and H. Tangdo, IEEE Trans. Electron Devices, 
41, 2357 (1994). 
25 A. Peaker, in Proc. Third International Conference on SiGe(C) Epitaxy and 
Heterostructures, 128 (2003). 
26 L. M. Giovane, H-C. Luan, A. M. Agarwal, and L. C. Kimerling, Appl. Phys. Lett., 
78, 541 (2001). 
27 D. G. Schimmel, J. Electrochem. Soc. 126, 479 (1979). 
28 E. A. Fitzgerald, Y. -H. Xie, M. L. Green, D. Brasen, A. R. Kortan, J. Michel, Y. -J. 
Mii, and B. E. Weir, Appl. Phys. Lett. 59, 811 (1991). 
29 R. M. Feenstra and M. A. Lutz, J. Appl. Phys. 78, 6091 (1995). 
 20
30 K. Ismail, F. K. LeGoues, K. L. Saenger, M. Arafa, J. O. Chu, P. M. Mooney, and 
B. S. Meyerson, Phys. Rev. Lett. 73, 3447 (1994). 
31 T. A. Langdo, M. T. Currie, A. Lochtefeld, R. Hammond, J. A. Carlin, M. 
Erdtmann, G. Braithwaite, V. K. Yang, C. J. Vineis, H. Badawi, and M. T. Bulsara, 
Appl. Phys. Lett. 82, 4256 (2003). 
32 S. B. Samavedam, W. J. Taylor, J. M. Grant, J. A. Smith, P. J. Tobin, A. Dip, and 
A. M. Phillips, J. Vac. Sci. Technol. B 17, 1424 (1999). 
33 J. W. P. Hsu, E. A. Fitzgerald, Y. H. Xie, P. J. Silverman, and M. J. Cardillo, Appl. 
Phys. Lett. 61, 1293 (1992). 
34 K. Sawano, S. Koh, Y. Shiraki, Y. Hirose, T. Hattori, and K. Nakagawa, Appl. 
Phys. Lett. 82, 412 (2003). 
35 S. H. Olsen, A. G. O’Neill, S. Chattopadhyay, K. S. K. Kwa, L. S. Driscoll, J.  
Zhang, D. J. Robbins, and V. Higgs, J. Appl. Phys. 94, 6855 (2003). 
36 J. Koga, S. Takagi, and A. Toriumi, IEDM Tech. Dig. 475 (1994). 
 21
FIGURE CAPTIONS: 
 
FIG. 1. Theoretical curve for strained Si critical thickness as a function of Ge content 
in the virtual substrate.  
 
FIG. 2. Variation in threshold voltage (Vt) with gate length (L) for strained 
Si/Si0.85Ge0.15, strained Si/Si0.75Ge0.25 and Si control devices. At shorter gate lengths 
Vt roll-off is similar for all the wafers indicating that the channel doping is 
comparable between the wafers. 
 
FIG. 3.  SIMS profiles of B and Ge for the Si0.80Ge0.20 virtual substrate. The B is set-
back from the 16 nm as-grown strained Si surface channel by approximately 70 nm in 
order to minimize ionized impurity scattering.   
 
FIG. 4. Raman peak position of the Si-Si mode in the SiGe virtual substrate vs. 
intended virtual substrate composition. The data fit to a straight line with the value for 
bulk Si in agreement with literature values [17], demonstrating target alloy 
compositions were achieved. 
 
FIG. 5. TEM image of the poly Si gate/gate oxide/strained Si channel region. 
 
FIG. 6. Drain current (Id) vs. drain voltage (Vd) characteristics measured at a gate 
overdrive voltage (Vg- Vt) = 2.0 V for the best strained Si/SiGe devices. The devices 
have gate lengths (L) of 0.3 µm and gate widths (W) of 5 µm. 
 
 22
FIG. 7. Maximum transconductance (gmmax) as a function of gate length (L) for 
strained Si devices fabricated on Si1-xGex virtual substrates Ge compositions ranging 
from 0% to 25%.  
 
FIG. 8. Enhancement in electron mobility (µe) for strained Si/SiGe devices compared 
with bulk Si at a variety of vertical effective fields (Eeff) [9].  
 
FIG. 9. Effective electron mobility (µeff) vs. vertical effective field (Eeff) for bulk Si 
and strained Si/Si0.75Ge0.25 devices. 
 
FIG. 10. Enhancement in drain current (Id) of the best strained Si/SiGe MOSFET’s 
compared with bulk Si devices measured at drain voltages (Vd) ranging from 0.5 V to 
4.0 V.  
 
FIG. 11. Off-state leakage current (Ioff) measured at Vd = 1.2 V. The data shown are 
the lowest values of Ioff measured from all 0.3 µm gate length devices across the 
wafers.  
 
FIG. 12. Peak position of the Si-Si mode in the Si channel measured by Raman 
spectroscopy as a function of virtual substrate alloy composition. Measurements were 
carried out after device processing and do not indicate macro-strain relaxation. 
 
FIG. 13. TEM images indicating a higher threading dislocation density in the 
Si0.70Ge0.30 sample compared with the Si0.90Ge0.10 sample.  
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FIG. 14. Relationship between off-state leakage current (Ioff) and defect density as a 
function of virtual substrate Ge composition. Ioff values shown are the median values 
for all 0.3 µm gate length strained Si/SiGe devices measured at Vd = 1.2 V. Defect 
density was measured using Schimmel etching. 
 
FIG. 15. Micrographs highlighting the contrast between etch pit density on strained 
Si/Si0.85Ge0.15 and strained Si/Si0.70Ge0.30 samples.  
 
FIG. 16. Wafer yield as a function of virtual substrate alloy composition. A fail is 
defined as a 0.3 µm device exhibiting Ioff greater than 50 nAµm-1 at Vd = 0.1 V. 
 
FIG. 17. 2D AFM image of an unprocessed strained Si/Si0.80Ge0.20 wafer.   
 
FIG. 18. Virtual substrate surface roughness measured on 20 µm x 20 µm AFM scans. 
Measurements were taken on device wafers after device de-processing. 
 
FIG. 19. Mid-gap gate oxide interface trap density (Dit) measured as a function of 
virtual substrate alloy composition [9]. 
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FIG. 1. Theoretical curve for strained Si critical thickness as a function of Ge content 
in the virtual substrate.  
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FIG. 2. Variation in threshold voltage (Vt) with gate length (L) for strained 
Si/Si0.85Ge0.15, strained Si/Si0.75Ge0.25 and Si control devices. At shorter gate lengths 
Vt roll-off is similar for all the wafers indicating that the channel doping is 
comparable between the wafers. 
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FIG. 3.  SIMS profiles of B and Ge for the Si0.80Ge0.20 virtual substrate. The B is set-
back from the 16 nm as-grown strained Si surface channel by approximately 70 nm in 
order to minimize ionized impurity scattering.   
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FIG. 4. Raman peak position of the Si-Si mode in the SiGe virtual substrate vs. 
intended virtual substrate composition. The data fit to a straight line with the value for 
bulk Si in agreement with literature values [17], demonstrating target alloy 
compositions were achieved. 
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FIG. 5. TEM image of the poly Si gate/gate oxide/strained Si channel region. 
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FIG. 6. Drain current (Id) vs. drain voltage (Vd) characteristics measured at a gate 
overdrive voltage (Vg- Vt) = 2.0 V for the best strained Si/SiGe devices. The devices 
have gate lengths (L) of 0.3 µm and gate widths (W) of 5 µm. 
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FIG. 7. Maximum transconductance (gmmax) as a function of gate length (L) for 
strained Si devices fabricated on Si1-xGex virtual substrates Ge compositions ranging 
from 0% to 25%.  
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FIG. 8. Enhancement in electron mobility (µe) for strained Si/SiGe devices compared 
with bulk Si at a variety of vertical effective fields (Eeff) [9].  
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FIG. 9. Effective electron mobility (µeff) vs. vertical effective field (Eeff) for bulk Si 
and strained Si/Si0.75Ge0.25 devices. 
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FIG. 10. Enhancement in drain current (Id) of the best strained Si/SiGe MOSFET’s 
compared with bulk Si devices measured at drain voltages (Vd) ranging from 0.5 V to 
4.0 V.  
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FIG. 11. Off-state leakage current (Ioff) measured at Vd = 1.2 V. The data shown are 
the lowest values of Ioff measured from all 0.3 µm gate length devices across the 
wafers.  
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FIG. 12. Peak position of the Si-Si mode in the Si channel measured by Raman 
spectroscopy as a function of virtual substrate alloy composition. Measurements were 
carried out after device processing and do not indicate macro-strain relaxation.  
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FIG. 13. TEM images indicating a higher threading dislocation density in the 
Si0.70Ge0.30 sample compared with the Si0.90Ge0.10 sample.  
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FIG. 14. Relationship between off-state leakage current (Ioff) and defect density as a 
function of virtual substrate Ge composition. Ioff values shown are the median values 
for all 0.3 µm gate length strained Si/SiGe devices measured at Vd = 1.2 V. Defect 
density was measured using Schimmel etching. 
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FIG. 15. Micrographs highlighting the contrast between etch pit density on strained 
Si/Si0.85Ge0.15 and strained Si/Si0.70Ge0.30 samples.  
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FIG. 16. Wafer yield as a function of virtual substrate alloy composition. A fail is 
defined as a 0.3 µm device exhibiting Ioff greater than 50 nAµm-1 at Vd = 0.1 V. 
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FIG. 17. 2D AFM image of an unprocessed strained Si/Si0.80Ge0.20 wafer.   
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FIG. 18. Virtual substrate surface roughness measured on 20 µm x 20 µm AFM scans. 
Measurements were taken on device wafers after device de-processing. 
 
S.H. Olsen et al., Journal of Applied Physics 
 42
0.E+00
2.E+10
4.E+10
6.E+10
8.E+10
1.E+11
0 10 20 30
Ge % in virtual substrate
m
id
-g
ap
 in
te
rf
ac
e 
st
at
e 
de
ns
ity
 D
it (
cm
-2
eV
-1
)
1x1011
8x1010
6x1010
4x1010
2x1010
        0
 
 
 
 
 
 
 
 
 
 
 
FIG. 19. Mid-gap gate oxide interface trap density (Dit) measured as a function of 
virtual substrate alloy composition [9]. 
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